

Control signal

Power Rail

AM4 Power Rail	S0	S0(2)	S0(3)	S3
VCORE	ON	OFF	OFF	OFF
VDDSOC	ON	Low	OFF	OFF
VDDQ	ON	ON	ON	ON
VTT_DDR	ON	OFF	OFF	OFF
VPP_DDR	ON	OFF	OFF	OFF
+1.8VSB	ON	ON	ON	ON
+1.5VSB	ON	ON	ON	ON
VDDPSB	ON	ON	ON	ON
+1.05VSB_PM	ON	ON	ON	ON
VDDP	ON	ON	OFF	OFF
+1.8V	ON	ON	OFF	OFF
+3VDUAL_PM	ON	ON	ON	OFF
+2.5VDUAL_PM	ON	ON	ON	OFF
+1.05VDUAL_PM	ON	ON	ON	OFF










**Title :** **VDDSOC Controller**

ASUSTek Computer Inc.

**Engineer:**

Size	Project Name	Rev
A3	<b>20Q1 AM4 1106 P8-2PH 1P1P-2P2P HSY</b>	2.00





<Variant Name>

ASUS		Title : DRIVER	
ASUSTek Computer Inc.		Engineer:	
Size	Project Name	Rev	
A3	20Q1 AM4 1106 P8-2PH 1P1P-2P2P HSY	2.00	
Date: Thursday, March 05, 2020	Sheet	10	of 127





**Title :** **VDDSOCSB**

ASUSTek Computer Inc.

**Engineer:**

Size	Project Name	Rev
A2	AM4	1.00



$$\ln ms_{cin} = \ln(D(1-D))^{0.5}$$










Title : NA

ASUSTek Computer Inc.

Engineer:

Size

Project Name

Rev

A2

AM4

1.00

Date: Tuesday, March 03, 2020


Sheet 14 of 127








+1.8VSB==>+1.05VDUAL PM /4.125A



O\_MODELSTANDBY\_SW# H


O\_MODELSTANDBY\_SW# L






# +5VSB\_ATX ==>+3VSB\_ATX\_LDO

0.35A




# +3VSB\_ATX ==>+1.05VSB\_PM 50mA




Power Component place near each other!

# +5VSB==>+3V\_CPU 0.25A






# +1.8VSB==>+1.5VSB 0.1875A







- 1.Vin and Vout keep more than 30mils away.
- 2.Input cap and Output cap can't use same GND.
- 3.P\_SVSB\_GATE\_10 is away from Vin more than 15mils ,from Vout more than 30mils.

If OVP protection circuit isn't mounted,then PC4500 and PC4501 aren't also mounted.















Title : NA

ASUSTek Computer Inc.

Engineer:

Size

Project Name

Rev

A3


AM4

1.00

Date: Tuesday, March 03, 2020

Sheet 24 of 127












Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Tuesday, March 03, 2020	Sheet 29 of 127











PIN	SPI_CLK	LFRAME_L	LPCCLK0		RTCCLK		AGPIO3
NET	S_SPI_CLK_C	S_LFRAME#_R	LPCCLK0/EMMC_DAT4/EGPIO74		S_RTCCLK		H_AGPIO3
CPU TYPE	1,2,3,4,5,6	0, 2,4,6	4, 6	0	4, 6	0	0
Pull High	Configured for internal clock-generator Default	SPI ROM Default	32MB ROM: PSP should modify SPI page register bits[25:24] to remap physical ROM to upper image Default	Boot Fail Timer Enabled		RTC Coin Battery is implemented Default	Enhanced Reset logic for faster resume from S5 Default
Pull Low	Reserved	LPC ROM	<=16MB ROM: PSP should not modify SPI page register bits [25:24]	Boot Fail Timer Disabled Default	pull-down resistor (DNI) to VSS Default	RTC Coin Battery is not implemented	Traditional Reset logic





P\_OD#\_10 >>> P\_OD#\_10 (7,10)

<Variant Name>





Title : NA

ASUSTek Computer Inc.

Engineer:

Size

Project Name

Rev

A3











AM4

1.00


Date: Tuesday, March 03, 2020

Sheet 15 of 127





<Variant Name>

		<b>Title :</b> Socket MLCC	
ASUSTek Computer Inc.		<b>Engineer:</b>	
Size A3	Project Name <b>20Q1 AM4 1106 P8-2PH 1P1P-2P2P HSY</b>	Rev 2.00	
Date: Tuesday, March 03, 2020	Sheet 16	of 127	





















(58) O\_+12V\_DUMMYLOAD\_10











Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, March 03, 2020	Sheet	30 of 127










		Type 0	Type 1	Type 2	Type 3	Type 4	Type 5	Type 6
GFX[15:0]	X16			V		V	V	V
	X8	V			V			
	X4		V					
GPP[3:0]	X4			V	V	V	V	V
	X2	V	V					

	CPU SSID INFO.
87E2H	AMD APU: AM4 socket1331 Vermeer
87E1H	AMD APU: AM4 socket1331 Renoir
87C0H	AMD CPU: MATISS MATISS
877CH	AMD APU: AMD APU AM4 FINNACLE APU,SOCKET1331
876BH	AMD APU: AMD APU AMD AM4 RAVEN APU,SOCKET1331

		Title : <b>AM4-02</b>	
ASUSTek Computer Inc.		Engineer: <b>ElaineL_Xi</b>	
Size	Project Name		Rev
<b>A3</b>	<b>AM4</b>		<b>0.01</b>
Date:	Tuesday, April 07, 2020		Sheet 32 of 127





















<Variant Name>

<b>ASUS</b>		<b>Title : DP1.4_RE-DRIVER</b>	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name		Rev
A2	AM4		R1.00
Date	Thursday, March 05, 2020		Sheet 45 of 127









modify for X470-PRO:  
LPC clock 参考X370-F  
GAMING

Connect LPC clock 1 to LPC devices that are powered in S0

Connect LPC clock 0 to LPC devices that are powered in S5 only if the integrated microcontroller (IMC) is enabled.



USB3.0 5x 增加 33uf 电解电容。  
注意connectio 错误




# AI1315 SPI POWER CONTROL


CoreType 1	CoreType 0	SPI/Enhanced SPI ROM Interface PIN Descriptions
Type 1	1	+1.8VSB
Type 2	1	+1.8V
Type 3	1	+1.8VSB
Type 4	1	+1.8V
Type 5	1	+1.8VSB
Type 6	1	+1.8V



<Variant Name>

		Title : <b>AM4-16</b>	
ASUSTek Computer Inc.		Engineer: <b>Elainex_Li</b>	
Size <b>A2</b>	Project Name <b>AM4</b>		Rev <b>0.01</b>
Date: <b>Tuesday, March 03, 2020</b>		Sheet <b>47</b> of <b>127</b>	
















HDMI I2C clk&Data Levelshift





Del for EMS



AZ174S



Del for EMS





(33)	H_HDMI_TXDP2_C	>>	/HDMI	NC11	1	2	0.1UF/16V	H_HDMI_TXDP2	H_HDMI_TXDP2_R
(33)	H_HDMI_TXDN2_C	>>	/HDMI	NC12	1	2	0.1UF/16V	H_HDMI_TXDN2	H_HDMI_TXDN2_R
(33)	H_HDMI_TXDP1_C	>>	/HDMI	NC13	1	2	0.1UF/16V	H_HDMI_TXDP1	H_HDMI_TXDP1_R
(33)	H_HDMI_TXDN1_C	>>	/HDMI	NC14	1	2	0.1UF/16V	H_HDMI_TXDN1	H_HDMI_TXDN1_R
(33)	H_HDMI_TXDP0_C	>>	/HDMI	NC15	1	2	0.1UF/16V	H_HDMI_TXDP0	H_HDMI_TXDP0_R
(33)	H_HDMI_TXDN0_C	>>	/HDMI	NC16	1	2	0.1UF/16V	H_HDMI_TXDN0	H_HDMI_TXDN0_R
(33)	H_HDMI_TXCP_C	>>	/HDMI	NC17	1	2	0.1UF/16V	H_HDMI_TXCP	H_HDMI_TXCP_R
(33)	H_HDMI_TXCN_C	>>	/HDMI	NC18	1	2	0.1UF/16V	H_HDMI_TXCN	H_HDMI_TXCN_R

(46)	H_HDMI_TXDP2_R	<<	H_HDMI_TXDP2_R	(46)
(46)	H_HDMI_TXDN2_R	<<	H_HDMI_TXDN2_R	(46)
(46)	H_HDMI_TXDP1_R	<<	H_HDMI_TXDP1_R	(46)
(46)	H_HDMI_TXDN1_R	<<	H_HDMI_TXDN1_R	(46)
(46)	H_HDMI_TXDP0_R	<<	H_HDMI_TXDP0_R	(46)
(46)	H_HDMI_TXDN0_R	<<	H_HDMI_TXDN0_R	(46)
(46)	H_HDMI_TXCP_R	<<	H_HDMI_TXCP_R	(46)
(46)	H_HDMI_TXCN_R	<<	H_HDMI_TXCN_R	(46)

(46)	N_HDMI_SCL	>>	N_HDMI_SCL	(46)
(46)	N_HDMI_SDA	>>	N_HDMI_SDA	(46)
(46)	N_HDMI_HPLUG_DET	>>	N_HDMI_HPLUG_DET	(46)





Title  <Title>					
Size A	Document Number <Doc>				Rev <RevCode>
Date:	Thursday, March 05, 2020			Sheet	52 of 127



不Support Type 0




(94) S\_USB3D1\_OC#3

(100) S\_USB3D1\_OC#4


[BACK TO U32G2\\_56](#)

(94) S\_USB3\_OC#56



(34)

<Variant Name>







GPP Port	CLK	CLKREQ#
GPP_TX/RX[0]	GPP_CLKP/N0	GPP_CLKREQ0N
GPP_TX/RX[1]	GPP_CLKP/N1	GPP_CLKREQ1N
GPP_TX/RX[2]	GPP_CLKP/N2	GPP_CLKREQ2N
GPP_TX/RX[3]	GPP_CLKP/N3	GPP_CLKREQ3N
GPP_TX/RX[4]	GPP_CLKP/N4	GPP_CLKREQ4N/DEVSLP4
GPP_TX/RX[5]	GPP_CLKP/N5	GPP_CLKREQ5N/DEVSLP5
GPP_TX/RX[6]	GPP_CLKP/N6	GPP_CLKREQ6N/DEBUB16
GPP_TX/RX[7]	GPP_CLKP/N7	GPP_CLKREQ7N/DEBUG17
GPP_TX/RX[8]	GPP_CLKP/N8	GPP_CLKREQ8N/DEBUB18
GPP_TX/RX[9]	GPP_CLKP/N9	GPP_CLKREQ9N/DEBUB19



Pin Name	Type	Voltage	Functional Description	Variant		
				A	C	D
GPP_CLKP[5:0]	A-O	VCC33	General purpose PCIe 5.0 clock output positive	X	X	X
GPP_CLKN[5:0]	A-O		General purpose PCIe 5.0 clock output negative	X	X	X
GPP_CLKP[9:6]	A-O		General purpose PCIe 9.6 clock output positive		X	X
GPP_CLKN[9:6]	A-O		General purpose PCIe 9.6 clock output negative		X	X
GPP_CLKREQ[3:0]N	OD		General purpose clock request 3:0 (No Internal Pull)	X	X	X
GPP_CLKREQ[5:4]/DE VSLP[5:4]	OD		General purpose clock request 5:4 (No Internal Pull)	X	X	X
GPP_CLKREQ[9:6]N/D EBUG[19:16]	OD		General purpose clock request 9:6 (No Internal Pull)		X	X















Table 22. Recommended Operating Conditions

Symbol	Parameter	Min	Typical	Max	Units	Max Current Design
VCC33	Normal power supply	3.0	3.3	3.6	V	200 mA
VCC25	Normal power supply	2.25	2.5	2.75	V	900 mA
VDD105	Normal power supply	1.00	1.05	1.1	V	5.5 A
VSUS33	Suspend power supply	3.0	3.3	3.6	V	70 mA
VSUS105	Suspend power supply	1.00	1.05	1.1	V	50 mA
T <sub>j</sub>	Operating junction temperature	0	25	90	°C	–
T <sub>c</sub>	Operating case temperature	–	25	85	°C	–

Table 17. Power/Ground Pins

Pin Name	Voltage/GND	GND Reference	S* State	Description
VCC25	2.5 V	GNDA	S0 Note 1	PHY power
VCC33	3.3 V	GND	S0 Note 1	Digital I/O power
VDD105	1.05 V	GND	S0 Note 1	Core Logic power
VSUS33	3.3 V	GNDA	S0/S3/S4/S5	Suspend power
VSUS105	1.05 V	GNDA	S0/S3/S4/S5	Suspend power
EFUSE_PWR	2.5 V	GND	S0	EFUSE power (Recommend to pull down or leave float on PCB)
GND	Ground			Ground for core logic and digital I/O
GNDA	Ground			Ground for PHYs

**Note 1:** For systems supporting Modern Standby this rail must be supplied while the device in the S3 equivalent alternative sleep state.




<Variant Name>





APU SIDE

Place near SIO

SIO SIDE








DIMM\_A2\_STAR  
ASTERISK  
/X

黑色:12002-00078700  
灰色:12002-00078800

灰色:12002-00078800

DDR4\_DIMM\_288P  
12002-00078700  
黑色:12002-00078700

HR142, HR143



Title : AM4-10

ASUSTek Computer Inc.

Engineer: ElaineLi\_Li

Size A3

Project Name

AM4

Rev 0.01

Date: Thursday, March 05, 2020

Sheet

40


of

127










SATA6G\_12  
12015-00101400  
s\_sata\_14p\_50\_2hold\_ra\_h571

Dark Gray


ROG STRIX : 黑色12015-00101900

TUF GAMING  
: 灰色12015-00101400



SATA6G\_34  
12015-00101400  
s\_sata\_14p\_50\_2hold\_ra\_h571

Dark Gray




SATA6G\_56  
12015-00101400  
s\_sata\_14p\_50\_2hold\_ra\_h571





Dark Gray




# PIEX1\_2



## For Slot2










PCIE/SATA_SEL_Q	Function	
L	N_in to N_outa	M.2_2
H	N_in to N_outb	SATA6G_5&_6

BIOS chose by M.2\_2 PRSNT#

Default



3.3V for 1440 new version  
1.8V for 1440 old version





# RTL8111H/L8200A Circuit

A. Modify PCIE Reset Signal Net Name by Project

B. Modify L1U1 Part Number by Project

C. Choose Wake-up Signal Circuit by Project


D. Delete CLKREQ#\_LAN1 if not need

E. Choose L1\_ISOLATE# Circuit by Project


F. Modify +3V to +3V\_S0IX if support Intel S0IX

## C.1

PCIE Wake & SIO Wake co-lay  
If support Deep S4/S5 wake-up, must mount SIO Wake




## C.2



## E.1

## E.2




STANDARD CIRCUIT	
Y000	LAN
SZ_IG_LAN_1-1A	
LOGO_HD_DEMO_LAN	

BOM	S3/S4/S5 wake-up from PCIE Wake	S3/S4/S5/Deep S4/Deep S5 wake-up from SIO Wake
/LAN1_PCIE_WAKE	mount	unmount
/LAN1_SIO_WAKE	unmount	mount

RTL8111H : 06112-00030200  
L8200A : 06112-00430000




1. Modify AU1 Part Number by Project
2. Modify IO Power by Project
3. Delete A\_EAPD if not need



4. Delete A\_SPDIFO\_HEADER if not need
5. Delete A\_SPDIFO\_OPTICAL if not need
6. Delete Side Surround for Rear 3 Jacks or 5Jacks

7. Delete CEN/LFE & Surround for Rear 3 Jacks
8. Block 8,9, select one of them according if support s0ix













De-POP Circuit

- 1. Choose De-POP Circuit by Project
- 2. Choose Resistor over GAP Circuit by Project
- 3. select Support s0ix or not support s0ix

for ACE1 & ACE2 use 10UF




<Variant Name>



AUDIO LED Circuit

1. Modify Audio LED Color by Project
2. Choose or delete Codec Cover by Project
3. Keep or delete Codec Cover LED by Project
4. Modify Codec Cover Part Number by Project



AUDIO COVER

Big Cover      Small Cover      TUF Cover

with LED under Cover : 13020-01430000  
without LED under Cover : 13020-01430400

if ARN105 change to single resistor,  
use R0603(10V213300110)


place under  
Audio Cover

Codec Cover LED


<Variant Name>

ASUS		Title :	Cover_LED
ASUSTEK COMPUTER INC		Engineer:	SZ Design IP
Size A3	Project Name AUDIO Demo Circuit	Rev 0.0	
Date: Monday, March 09, 2020	Sheet 79 of 127		

















預留 follow 台北



Layout to 0603











CAP PL 100UF/16V 6.3\*9 DIP 20%

GAMING : 黑色11031-0004F600

PRO : 灰色11031-0002F500







## Panel Circuit

- A. Choose PANEL/F\_PANEL Signal ESD Solution by Project
- B. Choose PANEL/F\_PANEL Circuit + Chassis Interrupt Circuit by Project
- C. Choose Chassis Interrupt Signal connect to SIO or Chipset by Project
- D. Choose SPEAKER Header Circuit + BUZZER Circuit by Project
- E. Choose PLED Circuit by Project
- F. Choose PLED control by SIO or Chipset
- G. If use Memory Power control PLED, check Memory Power Net Name
- H. Modify Part Number of PANEL/F\_PANEL/SPEAKER Header by Color

### D.1




## A.2



## E.1

Power LED power source use +5VSB



BOM	need SPEAKER	no SPEAKER
/SPEAKER_0PN	mount	unmount

BOM	need BUZZER	no BUZZER
/BUZZER	mount	unmount


BOM	need CHASSIS	no CHASSIS
/CHASSIS	mount	unmount

- 0\_FLEDIS\_FLED GPIO select:**  
 1. GPIO with blink function, default: GPI(no internal pull-down resistor)  
 2. stand by power plane, 2V tolerance  
 3. Porting Guide: default keep GPI, enable blink 0.5Hz or 5Hz function when enter S3  
 disable blink function and back to GPI when resume from S3




## B.2

20 Pin PANEL including  
Chassis Inturder (mount)



CHASSIS INTRUDER built in Front Panel






ERP Circuit


- A. Choose ERP Circuit by Project
- B. OR764, OR765 choose Short-Pin, Resistor or delete by Project

A.3



BOM	no SIO ERP & SIO DSW	SIO ERP	SIO DSW
/NO_EUP	mount	unmount	unmount
/EUP	unmount	mount	mount
/NO_SIODSW	mount	mount	unmount
/SIODSW	unmount	unmount	mount

B.2






## USBPWR\_SW# Circuit for Nuvoton SIO GPIO

A. Choose USBPWR\_SW# Circuit by Project

B. Modify PWROK Signal Name by Project

### A.1

+5VSB\_DUAL default no power, reserve USB Inrush Circuit



### A.3

+5VSB\_DUAL default power on, mount USB Inrush Circuit

USBPWR\_SW# GPIO select:

1. could be GPI & GPO both, default GPI (no internal pull-down/pull-high resistor)
2. stand by power plane, 3V tolerance

### A.2

+5VSB\_DUAL default no power

### A.4

+5VSB\_DUAL default power on, don't need GPIO control

<Variant Name>




# Onboard Debug LED Circuit

A. Move Debug LED Signal Off-Page Net Name to SIO IC Page

## AUTO POWER ON PATCH Circuit


C.1



<Variant Name>



		Title :	Debug LED
ASUSTEK COMPUTER INC		Engineer:	SZ Design IP
Size A3	Project Name Super I/O Demo Circuit	Rev 0.0	
Date: Thursday, March 05, 2020	Sheet	88 of	127





		<b>Title :</b> AM4-21	
ASUSTek Computer Inc.		<b>Engineer:</b> ElaineX_LI	
Size A2	Project Name <b>AM4</b>	Rev 0.01	
Date: Thursday, March 05, 2020		Sheet 49 of 127	









## USB2 Header

### HUB USB




## USB2 Header

### HUB USB




### place near Chipset

(56)





### place near Chipset

(56)



### place near Chipset

(56)



<Variant Name>

<b>ASUS</b>		Title : <b>USB2 Port</b>	
ASUSTEK COMPUTER INC		Engineer: <b>Keli_Huang</b>	
Size A3	Project Name <b>Chipset USB Demo Circuit</b>	Rev 0.0	
Date: <b>Tuesday, April 07, 2020</b>	Sheet <b>91</b>	of <b>127</b>	



[illegible]

PCIE16\_2

(S0, S1) PM\_PCE\_RSTW

(X0, X1) RSTW

(R2)

Defaut不是PCA9554:  
 1.Unmount:PCA9554/S03/PCA9554/PCA9554/X/S03/PCA9554/X  
 2.Mount:NO\_PCA9554

[illegible]

**MR\_PROCHOT**

Default unmount mount

Figure 10 shows two circuit diagrams, (B) and (B0), illustrating the connection of the MR\_PROCHOT signal to the H\_ADPOS (34) and H\_PROCHOT# (33) pins of the MC3902 and MC3901 comparators. Both diagrams show the MR\_PROCHOT signal connected to the non-inverting input of the MC3902 comparator. The MC3902 comparator is configured with a 10kΩ pull-up resistor to +5VSB and a 10kΩ pull-down resistor to GND. The MC3901 comparator is configured with a 10kΩ pull-up resistor to +5VSB and a 10kΩ pull-down resistor to GND. The output of the MC3902 comparator is connected to the H\_ADPOS (34) pin, and the output of the MC3901 comparator is connected to the H\_PROCHOT# (33) pin. The diagrams also show the connection of the MR\_PROCHOT signal to the MC3902 and MC3901 comparators via a 10kΩ pull-up resistor to +5VSB and a 10kΩ pull-down resistor to GND.

(B) P\_PROCHOT#


(B0) O\_PROCHOS

Figure 10 (B) and (B0) are circuit diagrams showing the connection of the MR\_PROCHOT signal to the H\_ADPOS (34) and H\_PROCHOT# (33) pins. Both diagrams show the MR\_PROCHOT signal connected to the non-inverting input of the MC3902 comparator. The MC3902 comparator is configured with a 10kΩ pull-up resistor to +5VSB and a 10kΩ pull-down resistor to GND. The MC3901 comparator is configured with a 10kΩ pull-up resistor to +5VSB and a 10kΩ pull-down resistor to GND. The output of the MC3902 comparator is connected to the H\_ADPOS (34) pin, and the output of the MC3901 comparator is connected to the H\_PROCHOT# (33) pin. The diagrams also show the connection of the MR\_PROCHOT signal to the MC3902 and MC3901 comparators via a 10kΩ pull-up resistor to +5VSB and a 10kΩ pull-down resistor to GND.




# BACK LAN\_USB56

## Reserve Location (Single RES)




Delete it for EMS

### ESD Diode



Delete it for EMS



### ESD Diode



<Variant Name>

ASUS®		Title : USB3.1 Port	
ASUSTEK COMPUTER INC		Engineer: Kell_Huang	
Size A3	Project Name	Chipset USB Demo Circuit	Rev 0.0
Date: Tuesday, March 17, 2020	Sheet	93	of 127








# PT PORT U32G1\_78

REDRIVER


Delete it for EMS

## ESD Diode




Delete it for EMS

## ESD Diode



## Reserve Location (RES A)



<Variant Name>




- One USB 3.x Ports to One Type-C Connector/USB 3.1 Front Header Circuit\_1
- A. If don't need use or reserve Power Switch to control Type-C Connector Power, delete this block
  - B. Choose Single Port OC# Signal Circuit Type
  - C. Modify OC# Signal Net Name by Project
  - D. Choose DIP CAP Type
  - E. Modify Part Number of UCCE3 by Project


B.1

B.2

D.1



D.2








BOM	Type-C with Power Switch	Type-C with Poly Switch
/CSU3DxTC-3	mount	mount
/CSU3DxTC-3/Power Switch	mount	unmount
/CSU3DxTC-3/Poly Switch	unmount	mount




Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, March 03, 2020	Sheet	54 of 127





Manufacturer's suggested U27R1 680 OHM




06039-00160200 C.S GL852G-OHY60

06039-00160000 C.S GL852G-OHG5A

02G730001401 C.S GL852G-OHG12

Select one to delete the other  
SMD CRYSTAL



<Variant Name>

<b>ASUS</b>		Title : GL852	
ASUSTEK COMPUTER INC		Engineer: sky_tang	
Size A3	Project Name USB2 HUB Demo Circuit	Rev 0.1B	
Date: Tuesday, March 17, 2020	Sheet 103	of 127	



Configuration	Group 0			
	LANE0	LANE1	LANE2	LANE3
0	X 1	X 1	X 1	X 1
1	X 2		X 1	X 1
2	X 1	X 1	X 2	
3	X2		X 2	
4	X 4			
Configuration	Group 1			
	LANE4	LANE5	LANE6	LANE7
0	X 1	X 1	X 1	X 1
1	X 2		X 1	X 1
2	X1	X1	X2	
3	X2		X2	
4	X 4			
Configuration	Group 2			
	LANE8	LANE9		
0	X1	X1		
1	X2			

Pin Name	Type	Voltage	Functional Description	Variant		
				A	C	D
GPP_RXP[3:0]	A-I	VDD105 VCC25	General purpose PCIe® Lane 3:0 receive positive	X	X	X
GPP_RXN[3:0]	A-I		General purpose PCIe Lane 3:0 receive negative	X	X	X
GPP_TXP[3:0]	A-O		General purpose PCIe Lane 3:0 transmit positive	X	X	X
GPP_TXN[3:0]	A-O		General purpose PCIe Lane 3:0 transmit negative	X	X	X
GPP_RXP[5:4]/SATA_RXP[5:4]	A-I		General purpose PCIe Lane 5:4 receive positive	X	X	X
GPP_RXN[5:4]/SATA_RXN[5:4]	A-I		General purpose PCIe Lane 5:4 receive negative	X	X	X
GPP_TXP[5:4]/SATA_TXP[5:4]	A-O		General purpose PCIe Lane 5:4 transmit positive	X	X	X
GPP_TXN[5:4]/SATA_TXN[5:4]	A-O		General purpose PCIe Lane 5:4 transmit negative	X	X	X
GPP_RXP[9:6]	A-I		General purpose PCIe Lane 9:6 receive positive		X	X
GPP_RXN[9:6]	A-I		General purpose PCIe Lane 9:6 receive negative		X	X
GPP_TXP[9:6]	A-O		General purpose PCIe Lane 9:6 transmit positive		X	X
GPP_TXN[9:6]	A-O		General purpose PCIe Lane 9:6 transmit negative		X	X

ASUS ASUSTek COMPUTER INC.		Title : PROMONTORY 2019 HUB/PCle/SATA	
Engineer:			
Size A2	Project Name <b>AM4</b>	Rev 11.00	
Date: Monday, March 23, 2020	Sheet	55 of	127




USB 3.2 G2 (10 Gbps)	USB2.0	USB_OC
USB_SSP_TX/RX[0]	USB_HSDP/N[0]	USB_OC0N
USB_SSP_TX/RX[1]	USB_HSDP/N[1]	USB_OC1N
USB 3.2 G1 (5 Gbps)	USB2.0	USB_OC
USB_SS_TX/RX[0]	USB_HSDP/N[2]	USB_OC2N
USB_SS_TX/RX[1]	USB_HSDP/N[3]	USB_OC3N
	USB_HSDP/N[4]	USB_OC4N
	USB_HSDP/N[5]	USB_OC5N
	USB_HSDP/N[6]	USB_OC6N
	USB_HSDP/N[7]	USB_OC7N
	USB_HSDP/N[8]	USB_OC7N
	USB_HSDP/N[9]	USB_OC7N






DPAK MOS 9 mohm




DPAK MOS 9 mohm



NIKO DPAK 9mohm: 07005-00380000


Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Friday, April 10, 2020	Sheet 105 of 127




		<b>Title :</b> EEPROM/SMBus/USB	
ASUSTek Computer Inc.		<b>Engineer:</b> Tom Yang	
Size	Project Name		Rev
Custom	<b>Standard Circiut</b>		0.5A
Date: Tuesday, March 03, 2020		Sheet 107 of 127	



<Variant Name>

		<b>Title :</b> <b>ALC210</b>	
<b>ASUSTEK COMPUTER INC</b>		<b>Engineer:</b> <b>SZ Design IP</b>	
Size  Custom	Project Name  <b>AUDIO Demo Circuit</b>		Rev  0.0
Date: <b>Tuesday, March 03, 2020</b>		Sheet <b>109</b> of <b>127</b>	





A

with R

1.5mm without R

2mm without R

2.5mm without R

3mm without R

3.5mm without R

4mm without R

4.5mm without R

5mm without R

5.5mm without R





6mm without R




ASUS PCB Logo Circuit

- A. Choose ASUS Logo by Project
- B. Choose KCC Logo by Project

- C. Choose Model Name text size by Project
- D. Keep or remove NEED\_COMP\_SILK by Project



B



KCC Logo R-R



KCC Logo R-C



C

Model Name on PCB Bottom Side

Size 2 for Motherboard



Size 4 for Add-on Card

<Variant Name>

		Title : PCB Logo	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size Custom	Project Name Silkscreen Demo Circuit		Rev 1.1A
Date: Friday, April 10, 2020	Sheet	111 of	127



Delete it for EMS

## 圓形光學點

LayoutRD 會依空間大小，  
擺放大顆或小顆光學點；  
所以兩種光學點都需畫入線路中，  
最後再做刪除。

大顆光學點

小顆光學點


Delete it for EMS

## 十字光學點

LayoutRD 會依空間大小，  
擺放大顆或小顆光學點；  
所以兩種光學點都需畫入線路中，  
最後再做刪除。

大顆光學點


小顆光學點



<Variant Name>



- A. Connect H3 to GND or A\_GND by Project
- B. Choose Bottom Side Silkscreen of H20, H21 & H22 by Project
- C. Choose H7, H8, H9 by Project



	Standard (12 x 9.6)	Scale down (12 x <9.6)
R1	<b>V</b>	<b>V</b>
R2	<b>V</b>	<b>V</b>
R3	<b>V</b>	<b>V</b>
R4	<b>V</b>	<b>V</b>
R5	<b>V</b>	<b>V</b>
R6	<b>V</b>	<b>V</b>
R7	<b>V</b>	<b>X</b>
R8	<b>V</b>	<b>X</b>
R9	<b>V</b>	<b>X</b>
R20	<b>V</b>	<b>V</b>
R21	<b>V</b>	<b>V</b>
R22	<b>V</b>	<b>V</b>

<Variant Name>



SPI TPM Circuit

- A. Del SPI TPM Header if don't need
- B. Modify Part Number of SPI TPM Header by Color
- C. Del Onboard SPI TPM IC if don't need
- D. Modify Onboard SPI TPM IC's Part Number by Project
- E. If have 2nd BIOS Flash, connect 2nd BIOS Flash's CS# signal to SPL\_TPM Header Pin 5
- F. Check +VCC\_SPI\_TPM should have the same power source with SPI Controller
- G. Check pull high power of S\_SPI\_TPM\_IRQ# by Project
- H. Modify Onboard SPI TPM IC Pin18's BOM by Project



BOM	TMR22	TMQ22, TMR25 & TMR26
+VCC_SPI_TPM use 3V level Power S_SPI_TPM_IRQ# use 3V level Pin	mount	unmount
+VCC_SPI_TPM use 1.8V level Power S_SPI_TPM_IRQ# use 1.8V level Pin	mount	unmount
+VCC_SPI_TPM use 3V level Power S_SPI_TPM_IRQ# use 1.8V level Pin	unmount	mount
+VCC_SPI_TPM use 1.8V level Power S_SPI_TPM_IRQ# use 3V level Pin	unmount	mount

I. Modify Onboard SPI TPM IC Pin17's BOM by Project

BOM	TMR21	TMQ21, TMR23 & TMR24
+VCC_SPI_TPM use 3V level Power PLTRST# use 3V level signal	mount	unmount
+VCC_SPI_TPM use 1.8V level Power PLTRST# use 1.8V level signal	mount	unmount
+VCC_SPI_TPM use 3V level Power PLTRST# use 1.8V level signal	unmount	mount
+VCC_SPI_TPM use 1.8V level Power PLTRST# use 3V level signal	unmount	mount


J. Check Off-page Signals & Power Net Name by Project

K. SPI Bus Trace length of SPI TPM Header & SPI TPM Card is 618 mils as below



BOM	SPI TPM Header	Onboard SPI TPM
/SPI TPM	mount	mount
/X	unmount	unmount
/SPI TPM HEADER	mount	unmount
/SPI TPM IC	unmount	mount

A



BOM	LPC TPM Header	Onboard LPC TPM
N/A	mount	mount
/X	unmount	unmount
/LPC TPM HEADER	mount	unmount
/LPC TPM IC	unmount	mount



☐ LED Driver對LED内部的Net

☐ LED Driver需連接外部的Net

根據ID規格可更換其他功能的Pin腳

☐ 依據Intel/AMD平台修改Power net


☐ 依據ID規格/空間，刪減LED組數/顆數/Header

□ 註解


Addressable Header (支援1組)

第1組


## ADD LED Power




## Addresable LED Header



ADD訊號接雙向LVS



ADD訊號接pu high (預設上件)




20190312修改

20190219修改

ADD\_HEADER 反白文字面


(請依主機板類型選擇對應的文字面)



<Variant Name>



4. 圖解說明以上之障礙





# 預留M.2的SMBUS接至SIO的Pin51、Pin52

(支援未來有AURA的M.2 Device)

LED Driver對LED內部的Net


依據Intel/AMD平台修改Power net

LED Driver需連接外部的Net

依據ID規格/空間，刪減LED組數/顆數/Header

根據ID規格可更換其他功能的Pin腳

註解




若有1個或2個M.2 connector  
請各預留pu high1.8V電阻在M.2端的pin40/42/44

<Variant Name>

		Title : M.2_SMBUS	
ASUSTek Computer Inc.		Engineer: Kaizer_Luo	
Size Custom	Project Name <b>LED Standard Circiut</b>		Rev 1.0
Date: Thursday, March 05, 2020	Sheet	122 of 127	




<Variant Name>

		Title : M.2 Key E	
ASUSTeK COMPUTER INC		Engineer:	Likes_Li
Size A2	Project Name M.2 Key E		Rev 0.4A
Date: Tuesday, March 03, 2020		Sheet	123 of 127




heatsink thermal symbol

MN HS




MW HS



M2 HS

PCH HS



TUF B450M PRO GAMING MOS HS

<Variant Name>

		Title : <b>HEAT SINK</b>	
ASUSTeK COMPUTER INC		Engineer: <b>KENNY_CHEN</b>	
Size	Project Name		Rev
A3	<b>Z87-PRO</b>		R1.02A
Date:	Monday, March 09, 2020	Sheet	125 of 127












EMI: 0.1UF: ESDUC4, ESDUC5, ESDUC31, GC26, GQ48BC1, GQ50AC1, EMC7, EMC16, ESDUC34






擺放在differential信號換層處




Title			
<Title>			
Size	Document Number		
A3	<Doc>		
Date:	Tuesday, April 07, 2020		Rev
Sheet	126	of	127
<RevCode>			






<Variant Name>





GPP Group 0 (Lanes 3:0)			
PM_GPIO_R7	PM_SPI_SDO	PM_SPI_SCK	Function
1	1	1	1 PCIe x4
0	1	1	1 PCIe x2 + 1 PCIe x2
0	1	0	1 PCIe x2 + 2 PCIe x1
0	0	1	2 PCIe x1 + 1 PCIe x2
0	0	0	4 PCIe x1
Others:Reserved			


PCIEX4與PCIEX1切换



GPP Group 1 (Lanes 7:4)			
PM_GPIO_R8	UART_TX	PM_SPI_SDI	Function
1	1	1	1 PCIe x4
0	1	1	1 PCIe x2 + 1 PCIe x2
0	1	0	1 PCIe x2 + 2 PCIe x1
0	0	1	2 PCIe x1 + 1 PCIe x2
0	0	0	4 PCIe x1
Others:Reserved			

PM\_GPIO\_R8 can work only when PM\_GPIO\_R4 strap = 0.

PM_GPIO_R4	Function
1	GPP / Clock buffer clock source from APU_CLKP/N
0	GPP / Clock buffer clock source from Crystal



GPP Group 2 (Lanes 9:8)	
PM_GPIO_R15	Function
1	1 PCIe x2
0	2 PCIe x1

PCIe/SATA combo mode select (GPP[5:4]/SATA[5:4])	
PM_IFDET	Function
1	PCIe mode
0	SATA Mode




Test mode enable	
PM_TESTEN	Function
1	Test mode
0	Function Mode

Debug mode enable	
PM_DEBUG_ENABLE	Function
1	Debug mode
0	Function Mode

Debug mode		
PM_TCK	PM_TDO	Function
1	1	Debug signal group 3 output
1	0	Debug signal group 2 output
0	1	Debug signal group 1 output
0	0	Debug signal group 0 output

USB SSC Enable	
PM_GPIO_R5	Function
1	USBC SSC disable
0	USBC SSC enable


SATA SSC Enable	
PM_GPIO_R6	Function
1	SATA SSC disable
0	SATA SSC enable







PM_GPIO_R7	PM_GPIO_R7	(58)
PM_SPI_SDO	PM_SPI_SDO	(58)
PM_SPI_SCK	PM_SPI_SCK	(58)
PM_GPIO_R4	PM_GPIO_R4	(58)
PM_GPIO_R8	PM_GPIO_R8	(58)
PM_UART_TX	PM_UART_TX	(58)
PM_SPI_SDI	PM_SPI_SDI	(58)
PM_GPIO_R15	PM_GPIO_R15	(58)
PM_IFDET	PM_IFDET	(55,67)
PM_TESTEN	PM_TESTEN	(58)
PM_DEBUG_ENABLE	PM_DEBUG_ENABLE	(58)
PM_TCK	PM_TCK	(58)
PM_TDO	PM_TDO	(58)
PM_GPIO_R5	PM_GPIO_R5	(58)
PM_GPIO_R6	PM_GPIO_R6	(58)




## PIEX1\_1






For Slot1



## PIEX1\_3











**For Slot3**













Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, March 03, 2020	Sheet	69 of 127



LAN1 Power Circuit

- A. Choose LAN1 Power Solution by Project
- B. Modify BOM Optional by Project

A.3

0 Ohm Resistor for with Deep S4/S5 wake up

Optional	not support Deep S4/S5 wake up	support Deep S4/S5 wake up
L1R88	N/A	/X
L1R89	/X	N/A

<Variant Name>








## AAFP Circuit

1. Choose AAFP Header Circuit by Codec, and change AAFP part number by your request, block 6, 7, or 8
2. Choose HP Circuit with or without AMP/De-POP/Switch by Project, block 1, 2, 3, 4
3. Modify ACE9, ACE10 Part Number by Project
4. If you use 1220, AC13, AC14, AC15, AC16 option must change to N/A and change part number to varistor
5. Modify ARN202 value to 4.7k if you use 887, block 5
6. For Gamer Project with ALC1150, AL13, AL14 change to 470Ohm
7. change AC37, AC38 part number if you have AMP, block 6

## for ALC887-VD2/ALC892/ALC1150/ALC1220X



DIP CAP  
EL 100U : 11V040107321  
PL 100U : 11031V0001F000

AL13, AL14  
75 Ohm: 10V213750010  
47 Ohm: 10V213470010

AC13, AC14  
100PF : 11V232101630  
Varistor: 07V200402020

Taping DIP CAP  
Chemicon 100U T: 11011-00024100  
Elan 100U : 11011-00025000  
Nichicon 100U T: 11011-00026200


Taping DIP CAP  
PL 100U T: 11031V0001F400

AC15, AC16  
100PF : 11V232101630  
Varistor: 07V200402020

ARN202 change to 4.7K Ohm for ALC887-VD2

## AAFP

### for ALC887-VD2/ALC892



6

AC37, AC38  
0.01uF without AMP: 11V232103370  
0.033uF with AMP : 11V232333370


Delete it for EMS



# Audio GAP & Power Circuit

- 1. Choose Resistor & Capacitor over GAP Circuit by Project
- 2. Keep or delete Audio Power LDO Circuit by Project
- 3. Modify APCE4 Part Number by Project

## 40 mils Gap for XU



BOM	Audio Power from 5VSB	Audio Power from 12V LDO 5V
/AUDIO_PWR_5VSB	mount	unmount
/AUDIO_PWR_LDO	unmount	mount

<Variant Name>



# SPDIF

1. select block 1,2, or 3 by project

SPDIF Header

3

<Variant Name>

		Title : SPDIF	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size A	Project Name AUDIO Demo Circuit		Rev 0.0
Date: Wednesday, March 04, 2020		Sheet 78 of 127	








# COM Circuit


- A. Choose COM Port Connector/Header Type
- B. Choose use RI# to do LAN wake-up from SIO or not by Project
- C. Modify Part Number of COM Connector/Header by Color
- D. Keep or delete O\_RI# Circuit by Project
- E. Modify O\_RI# pill-high power by Project

## COM PORT



### A.1

#### COM Box Header




for use COM Port RI# to do LAN wake-up from SIO function

modify SIO RI# Pin net name to LAN\_SIO\_WAKE#

for not use COM Port RI# to do LAN wake-up from SIO function

### B.2



When mount /COM


LAN wake-up from SIO	O1R171	O1Q171 & O1D171
support	unmount	mount
not support	mount	unmount

BOM	need COM Port	no COM Port
/COM	mount	unmount

When unmount /COM

LAN wake-up from SIO	O1R171	O1Q171 & O1D171
support	unmount	unmount
not support	unmount	unmount

<Variant Name>

		Title : COM	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size	Project Name	Super I/O Demo Circuit	
A3			Rev 0.0
Date: Thursday, March 05, 2020		Sheet 81	of 127



# EATX Power Circuit

A. Choose EATX Power Circuit by Project


B. If choose EATX 24Pin Circuit, choose EATX Connector with 0 Ear, 1 Ear or 2 Ears by Project

C. If choose EATX 24Pin Circuit, choose +3V\_ATX & +3V Circuit by Project

D. If support Intel S0ix, add SC945, SC946 & Off-Page Net O\_PSON#\_O1 change to ATX\_PSON#

E. Modify Part Number of EATX Connector by Color


## A.1



## D

for S0ix

& Off-Page Net O\_PSON#\_O1  
change to ATX\_PSON#



<Variant Name>




# Stand By LED & HW Monitor Circuit

- A. Choose Stand By LED Circuit by Project
- B. Keep or delete TR\_PCH Circuit by Project
- C. Keep or delete T\_SENSOR Circuit by Project
- D. Keep or delete VCORE Power Controller TEMP Detect Circuit by Project
- E. Keep or delete GFX Power Controller TEMP Detect Circuit by Project
- F. Modify Part Number of T\_SENSOR Header by Color


BOM	no Stand By LED	need Stand By LED without GPIO control	need Stand By LED with GPIO control
/StandByLED	unmount	mount	mount
/StandByLED_without_GPIO	unmount	mount	unmount
/StandByLED_with_GPIO	unmount	unmount	mount

BOM	need TR_PCH	no TR_PCH
/TR_PCH	mount	unmount


B



C



## HW Monitor



If no CPU thermistor, unmount components HTR1, HTC1, OR217  
If no MB thermistor, unmount components OTR1, OTC1, OR218

<Variant Name>




# Debug Header Circuit

- A. Choose Debug Header by Project
- B. If choose COM Debug Header, take care Debug Signal Net Name is different by Project
- C. If choose LPC Debug Header, modify Clock Signal Net Name by Project

## A.1

Delete it for  
EMS



BOM	need COM Debug Header	no COM Debug Header
/COM_DEBUG	mount	unmount


BOM	need LPC Debug Header	no LPC Debug Header
/LPC_DEBUG	mount	unmount

<Variant Name>


<b>ASUS</b>	<b>Title : Debug Header</b>
ASUSTEK COMPUTER INC	Engineer: SZ Design IP

Size B	Project Name <b>Super I/O Demo Circuit</b>	Rev 0.0
-----------	---	------------







Header	Max Current	Max Power	Default Speed	Shared Control
CPU_FAN	1A	12W	Q-Fan	A




Header	Max Current	Max Power	Default Speed	Shared Control
CPU_OPT	1A	12W	Q-Fan	A



Header	Max Current	Max Power	Default Speed	Shared Control
CHA_FAN1	1A	12W	Q-Fan	







Header	Max Current	Max Power	Default Speed	Shared Control
CHA_FAN2	1A	12W	Q-Fan	













HUB FRONT USB12



HUB FRONT USB34




10.26

<Variant Name>




# OC# circuit for AMD


## place near Chipset chipset USB









## place near CPU CPU USB



## place near CPU CPU USB



## chipset USB



modify Part Number by color




BACKIO U32G2\_3 + U32G2\_C4

BACKIO U32G1\_34\_G2\_56 PORT56

BACKIO U32G1\_78

<Variant Name>







<Variant Name>

		Title : USB3 Port	
ASUSTEK COMPUTER INC		Engineer: Kell_Huang	
Size A3	Project Name Chipset USB Demo Circuit	Rev 0.0	
Date Tuesday, March 17, 2020	Sheet 95		of 127






### CPU USB 3.1 Type-A Connector 3



connector : 4

Pin	Signal	Pin	Signal
(35,72)	S_U3RXDN6_R	(35,72)	S_U3RXDN6
(35,72)	S_U3RXDP6_R	(35,72)	S_U3RXDP6
(35,72)	S_U3TXDN6_R	(35,72)	S_U3TXDN6
(35,72)	S_U3TXDP6_R	(35,72)	S_U3TXDP6





# One USB 3.x Ports to One Type-C Connector/USB 3.1 Front Header Circuit\_1

A. If don't need use or reserve Power Switch to control Type-C Connector Power, delete this block

B. Modify Input USB 3.x TX/RX Signal Net Name by Project



C. Modify Part Number of UCC31, UCC32, UCC33 & UCC34 by Project

D. Choose ESD Diode by Project

E. Choose EMI Choke Circuit by Project

## 3.1 TYPEC @ BACK IO

BOM	Type-C with Power Switch	Type-C with Poly Switch
/CSU3DvTC-3	mount	mount
/CSU3DvTC-3Power Switch	mount	unmount
/CSU3DvTC-3Poly Switch	unmount	mount



	No Device	CC1 plug	CC2 plug
Pin 31	Low	High	High
Pin 28	Low	Low	High


## EMI Choke for USB 3.1

E.6

E.7



D.1

### ESD Diode for USB 3.1




D.2

### ESD Diode for USB 3.1




E.1






## PORT A



### Chipset USB 3.1 Type-C Connector


Chipset USB 3.1 Part Reference: U31G2 Cx (x=2, 4, 6,...)



Chipset USB 3.1 Part Reference: U31G2 Cx (x=1, 3, 5,...)

1 port Type A USB3.1



(CE team update)













## USB Power CAP recommend placement



CAP PL 100UF/16V 6.3\*9 DIP 20%

GAMING : 黑色11031-0001F500


PRO  
: 灰色11031-0001F400



BOM	
N/A	mount
/X	unmount


STANDARD CIRCUIT	
X00B	USB
CS_USB_02E	
HD_DEMO_USB	
/X	

<Variant Name>

		Title : USB Power CAP	
ASUSTEK COMPUTER INC		Engineer: Kell_Huang	
Size A3	Project Name Chipset USB Demo Circuit	Rev 0.0	
Date: Friday, April 10, 2020	Sheet	104	of 127




<Core Design>




		Title : AI1315 IC	
ASUSTek Computer Inc.		Engineer: Tom Yang	
Size Custom	Project Name Standard Circiut		Rev 0.5A
Date: Tuesday, March 03, 2020		Sheet 106 of 127	



<Core Design>

		Title :     BTN/LED	
ASUSTek Computer Inc.		Engineer:     Tom Yang	
Size A3	Project Name Standard Circiut		Rev 0.5A
Date:   Tuesday, March 03, 2020	Sheet	108	of 127






<Variant Name>



# Selling Point

## 1. Selling Point 新增流程及窗口人員



## 2. 如何抓取 Selling Point Part, 如下圖

← 搜索"PCB Footprint", 內容包含"mbs\_ch\_text"

← 搜索"PCB Footprint", 內容包含需要的 Selling Point 中的 Key Word

Table	Part Number	Component Name	Description	Value	Electric_Sp	Tolerance	Status	Store	Manufacture	Vendor	Sourcer	OEM_Component	Data_Sheet	Symbol_Pr	History	Packaging
ASUS_CIS3_	temp_M01_0	UEFI BIOS	LOGO	UEFI BIOS									J:\DataSheet\	http://tp-caev		SMD

## 3. Example

</Variant Name>



# AMD Platform

You can only choose **8** pcs PCB Impedance point for your project

0 (must choose if use ASM1142/1143/2142/3142)

ASMedia USB 3.1 TX/RX

IP31

1

IMPEDANCE\_CONTROL

/X

80 Ohm +/- 10%

IP32

1

IMPEDANCE\_CONTROL

/X

1

DRAM CMD

IP1

1

IMPEDANCE\_CONTROL

/X

2

DRAM Clock

IP3

1

IMPEDANCE\_CONTROL

/X

IP4

1

IMPEDANCE\_CONTROL

/X

3

PCIE

IP5

1

IMPEDANCE\_CONTROL

/X

IP6

1

IMPEDANCE\_CONTROL

/X

4

USB2.0

IP7

1

IMPEDANCE\_CONTROL

/X

IP8

1

IMPEDANCE\_CONTROL

/X

5

DRAM DQS

IP9

1

IMPEDANCE\_CONTROL

/X

IP10

1

IMPEDANCE\_CONTROL

/X

6

LAN

IP11

1

IMPEDANCE\_CONTROL

/X

IP12

1

IMPEDANCE\_CONTROL

/X

7

by Project

8

by Project

\*\*\* You can only choose 1 function to place point follow table \*\*\*

Delete it for EMS



```

TO_SCI_SDA
Please check I2C is dedicated
GPIF(connection to PCN I2C_SDA)
Set gpio pin pull up 3.3VDC
請檢查I2C線路
GPIF(connection to PCN GPF_C18)

TO_SCI_SCL
Please check I2C is dedicated
GPIF(connection to PCN I2C_SCL_SCL2)
Set gpio pin pull up 3.3VDC
請檢查I2C線路
GPIF(connection to PCN GPF_C19)

TO_SCI_GND
GPIF(connection to PCN GPIO GPF_E0)
Set gpio pin PCN supports SCL
Set gpio pin pull up 3.3VDC
GPIF(connection to PCN GPF_K13)

```

```

For RND3 Support

TD_RTD3_POWER_EN

1.CFG(Connect to KCH GPF_I5)
2.讀取寄存器I5
3.設置寄存器I5
4.讀取寄存器GPIF
5.CM(Connect to KCH GPF_G5)

.....

TD_CLKREQ0

1. 檢查地址是否有值讀取null 成功
2. Null 0x power well 需要與KCH詢問
3. need to connect to dedicated CLDRQ

.....

TD_PERST_N


1.CFG(Connect to GPIF GPF_F3)
2.讀取寄存器GPIF
3.CM(Connect to GPIF GPF_G5)

.....

TD_WAKE#

1.讀取寄存器cm1 gpio
2.設置寄存器cm1 gpio 395b
3.CM(Connect to GPIF GPF_G1)

```










Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Tuesday, March 03, 2020	Sheet 121 of 127



Power/Reset Sequence :

Figure 42-12.CNVi Power up Sequence



Name	Description	Value [mA]	Notes
Peak current	Peak current from 3.3 V supply, including Wi-Fi and BT. Averaged over 25 use cases.	1540mA	

+3.3VSB\_WLAN\_SWITCH & POWER CIRCUIT





5V

0.1A Beta

